

K18U 1939

Reg. No. :

Name :

III Semester B.C.A. Degree (CBCSS – Reg./Sup./Imp.) Examination, November 2018 (2014 Admn. Onwards) Core Course 3B07 BCA : INTRODUCTION TO MICROPROCESSORS

Time : 3 Hours

SECTION - A

1. One word answer :

 $(8 \times 0.5 = 4)$

Max. Marks: 40

- a) In 8085 microprocessor, the RST6 instruction transfer programme execution to ______ location.
- b) The number of output pins in 8085 microprocessors are ______
- c) EPROM stands for ______
- d) The register that stores all the interrupt requests in it in order to serve them one by one on priority basis is ______
- e) Temporary storage area in R/W memory is called ______
- f) The flag that acts as Borrow flag in the instruction, SBB is ______
- g) A single 8259A provides ______ vectored interrupts. .
- h) 8255 has ______ ports.

SECTION - B

Write short notes on any seven of the following questions :

 $(7 \times 2 = 14)$

- 2. What is the difference between SRAM and DRAM ?
- 3. What do you mean by pipelined architecture ?
- 4. What is SIM and RIM instructions ?
- 5. Draw and name the flag register of 8086.

K18U 1939

6. What is an assembler ?

7. What is meant by Maskable interrupts ?

8. Explain macro.

9. Explain the conditional jump in 8086.

10. List the features of 8255.

11. Which are the different modes of operation of 8259A ?

SECTION - C

Write short notes on any four of the following questions :

(4×3=12)

12. How does the CPU identify between 8 bit and 16 bit operations ?

- 13. State and explain different instruction formats of 8086.
- 14. What is the minimum mode of 8086 ? Give the pin description for minimum mode.
- 15. Explain how datas are write on stack.
- 16. What is the difference between hardware and software interrupts ?

17. Explain DMA.

SECTION - D

Write short notes on any two of the following questions :

 $(2 \times 5 = 10)$

18. Draw and explain the architecture of 8085.

19. Explain the stack structure of 8086 in detail.

20. Explain about the assembler directives used in 8086.

21. Explain Programmable Interrupt Controller with suitable figures.